

Referring now in particular to Fig. 5, after pre-gate cleaning, the gate dielectric has been thermally grown and the substrate 40 is placed in the PVD vacuum chamber. The PVD chamber is initially set at a base pressure of less than 2×10^{-7} Torr, flowing the Nitrogen and Argon gases at a constant flow rate of N_2/Ar at ratio of 5 sccm/ 25 sccm, DC power set on the Hf target (42) at 450 W, and RF power set on substrate 40 is set at 12 W. During the sputtering deposition, the gas pressure is maintained at 2 mtorr in Torr inside the chamber. This will lead to a deposition rate of approximately 8.2 nm/min.

LC
12/19/08

A metal layer of HfN 26 (~50 nm) is then formed and the mid gap work function shall be at approximately 4.65 eV. This HfN has the composition of Hf/N atomic ratio of 1. To obtain the excellent thermal stability of HfN, the ratio of Hafnium to nitrogen should be controlled to be less than or equal to one (equal amounts or more of nitrogen). By varying the Hf to Nitrogen ratio by way of changing the nitrogen flow, the mid gap work function can be tuned.

Alternatively the metal layer 26 may be formed by evaporation, or chemical vapor deposition (CVD). Alternatively, the work function may be tuned or adjusted by impurity doping into the HfN layer.

first and second
Please amend the ~~second and third~~ full paragraphs on page 7 as follows:

A TaN (~100 nm) capping layer 28 is sputtered on the HfN gate metal layer to achieve a low gate sheet resistance (~10 Ohm/sq.). The TaN/HfN stack is then etched using a plasma dry etch method (RIE : Reactive Ion Etch) having Chlorine (Cl_2) gas based chemistry. Other capping layers such as tungsten may be used.

Please amend the ^{second}~~first~~ paragraph on page 3 as follows:

US patent 6,511,911 to Besser, et al. gives a metal gate stack structure comprised of Tungsten, tantalum, TiN and etch stopper which is used for the deep submicron CMOS process. Figure 2 depicts the gate stack structure of Besser et al. wherein tungsten is used as capping layer 18 and TiN as the barrier metal 14. ~~There is a~~ Second metal layer Ta 16 is deposited in between the capping layer-18 and barrier layer 14.

Please amend the last paragraph on page 4 as follows:

In accordance with the objects of the invention, hafnium nitride (HfN) as the gate material is presented and the formation process of such a gate is given. The semiconductor structure composition consists of at least one underlying dielectric. In common practice, it can be either the conventional SiO_2 or the more recent high dielectric constant (high-K) material of HfO_2 , though not only limited to the two. The gate material of HfN exhibits a mid-gap work function and shows robust resistance against high temperature treatment. In particular, the equivalent oxide thickness (EOT) and gate leakage show little variation. The superior oxygen diffusion barrier property as well as the excellent thermal stability of HfN/ HfO_2 and HfN/ SiO_2 interface makes it an ideal candidate for the sub-65nm for both bulk and SOI CMOS technologies in place of the conventional poly-Si gate material. The gate structure is also ready to be implemented into the symmetrical dual gate transistor structure (SDG).

Amendments to the Specification

paragraph bridging pages 1-2

Please amend the ~~first paragraph on page 1~~ as follows:

LC
12/19/08

The whole of the semiconductor industry advancement is centered largely on the development of the device and processing techniques for its Complimentary Metal-Oxide-Semiconductor (CMOS) Field Effect Transistors (FET). In the very early days of MOSFET when aluminum was used as the metal gate, it only appears for a short period of time as the aluminum has a poor adhesion to the Silicon or Silicon di-oxide (SiO_2) and high gate leakage so it was quickly replaced by the poly-silicon with heavily doped N+ dopant. ~~Poly Silicon~~ Polysilicon as a metal gate, or in short poly gate, has dominated CMOS technology for more than two decades. It has the advantages of good silicon adhesion, ease of processing, and no metal diffusion or penetration problems. Furthermore, the poly gate electrode can be readily scaled down without major impact to the CMOS processing. In high performance CMOS technology, when the gate size is scaled down to 0.15 and 0.13um, dual doped gate electrodes (p+ dopant for the p-channel and n+ dopant for the n-channel) have been used to enhance its channel into surface mode. When CMOS devices are scaled further down to the sub-100nm region, the gate oxide has shrunk to less than 5 nm, and the depletion layer formed in the polysilicon gate in inversion bias becomes a significant fraction of the gate capacitance and degrades the device performance. The use of a metal gate in these CMOS devices can alleviate this problem caused by polysilicon ~~silicon~~ gate associated depletion effects and dopant penetration effects. See "International Technology Roadmap for Semiconductors", Semiconductor Industry Association, San Jose, CA, 2001 (ITRS-2001).